

# IR2117

## SINGLE CHANNEL DRIVER

#### **Features**

- Floating channel designed for bootstrap operation Fully operational to +600V

  Tolerant to negative transient voltage dV/dt immune
- Gate drive supply range from 10 to 20V
- Undervoltage lockout
- CMOS Schmitt-triggered inputs with pull-down
- Output in phase with input


## **Product Summary**

| Voffset                    | 600V max.       |
|----------------------------|-----------------|
| l <sub>O</sub> +/-         | 200 mA / 420 mA |
| V <sub>OUT</sub>           | 10 - 20V        |
| t <sub>on/off</sub> (typ.) | 125 & 105 ns    |


## **Description**

The IR2117 is a high voltage, high speed power MOSFET and IGBT driver. Proprietary HVIC and latch immune CMOS technologies enable rugge-dized monolithic construction. The logic input is compatible with standard CMOS outputs. The output driver features a high pulse current buffer stage designed for minimum cross-conduction. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high or low side configuration which operates up to 600 volts.

#### **Packages**



## **Typical Connection**



#### **Absolute Maximum Ratings**

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The Thermal Resistance and Power Dissipation ratings are measured under board mounted and still air conditions. Additional information is shown in Figures 5 through 8.

| Parameter           |  |               | Va                    |                      |       |
|---------------------|--|---------------|-----------------------|----------------------|-------|
| Symbol              | Definition   |               | Min.                  | Max.                 | Units |
| V <sub>B</sub>      | High Side Floating Supply Voltage                  |               | -0.3                  | 625                  |       |
| Vs                  | High Side Floating Supply Offset Voltage           |               | V <sub>B</sub> - 25   | V <sub>B</sub> + 0.3 |       |
| V <sub>HO</sub>     | High Side Floating Output Voltage                  |               | V <sub>S</sub> - 0.3  | V <sub>B</sub> + 0.3 | V     |
| V <sub>CC</sub>     | Logic Supply Voltage                               |               | -0.3                  | 25                   |       |
| $V_{IN}$            | Logic Input Voltage                                | -0.3          | V <sub>CC</sub> + 0.3 |                      |       |
| dV <sub>s</sub> /dt | Allowable Offset Supply Voltage Transient (F       | Figure 2)     | _                     | 50                   | V/ns  |
| PD                  | Package Power Dissipation @ T <sub>A</sub> ≤ +25°C | (8 Lead DIP)  | _                     | 1.0                  | W     |
|                     |  | (8 Lead SOIC) | _                     | 0.625                | VV    |
| $R_{\theta JA}$     | Thermal Resistance, Junction to Ambient            | (8 Lead DIP)  | _                     | 125                  | °C/W  |
|                     |  | (8 Lead SOIC) | _                     | 200                  | C/VV  |
| TJ                  | Junction Temperature                               |               | _                     | 150                  |       |
| T <sub>S</sub>      | Storage Temperature                                |               | -55                   | 150                  | °C    |
| TL                  | Lead Temperature (Soldering, 10 seconds)           |               | _                     | 300                  |       |

#### **Recommended Operating Conditions**

The Input/Output logic timing diagram is shown in Figure 1. For proper operation the device should be used within the recommended conditions. The V<sub>S</sub> offset rating is tested with all supplies biased at 15V differential.

| Parameter       |  | Va                  |                     |       |
|-----------------|--|---------------------|---------------------|-------|
| Symbol          | Definition                                 | Min.                | Max.                | Units |
| V <sub>B</sub>  | High Side Floating Supply Absolute Voltage | V <sub>S</sub> + 10 | V <sub>S</sub> + 20 |       |
| Vs              | High Side Floating Supply Offset Voltage   | Note 1              | 600                 |       |
| V <sub>HO</sub> | High Side Floating Output Voltage          | ٧s                  | V <sub>B</sub>      | V     |
| V <sub>CC</sub> | Logic Supply Voltage                       | 10                  | 20                  |       |
| $V_{IN}$        | Logic Input Voltage                        | 0                   | V <sub>CC</sub>     |       |
| T <sub>A</sub>  | Ambient Temperature                        | -40                 | 125                 | °C    |

Note 1: Logic operational for V<sub>S</sub> of -5 to +600V. Logic state held for V<sub>S</sub> of -5V to -V<sub>BS</sub>.

#### **Dynamic Electrical Characteristics**

V<sub>BIAS</sub> (V<sub>CC</sub>, V<sub>BS</sub>) = 15V, C<sub>L</sub> = 1000 pF and T<sub>A</sub> = 25°C unless otherwise specified. The dynamic electrical characteristics are measured using the test circuit shown in Figure 3.


| Parameter        |                            | Value |      |      |       |                       |
|------------------|----------------------------|-------|------|------|-------|-----------------------|
| Symbol           | Definition                 | Min.  | Тур. | Max. | Units | Test Conditions       |
| t <sub>on</sub>  | Turn-On Propagation Delay  | _     | 125  | 200  |       | V <sub>S</sub> = 0V   |
| t <sub>off</sub> | Turn-Off Propagation Delay | _     | 105  | 180  | ns    | V <sub>S</sub> = 600V |
| t <sub>r</sub>   | Turn-On Rise Time          | _     | 80   | 130  | 115   |                       |
| tf               | Turn-Off Fall Time         | _     | 40   | 65   |       |                       |

#### Static Electrical Characteristics

V<sub>BIAS</sub> (V<sub>CC</sub>, V<sub>BS</sub>) = 15V and T<sub>A</sub> = 25°C unless otherwise specified. The V<sub>IN</sub>, V<sub>TH</sub> and I<sub>IN</sub> parameters are referenced to COM. The V<sub>O</sub> and I<sub>O</sub> parameters are referenced to COM and are applicable to the respective output leads: HO or LO.

| Parameter           |  | Value |      |      |       |                                   |
|---------------------|--|-------|------|------|-------|-----------------------------------|
| Symbol              | Definition   | Min.  | Тур. | Max. | Units | Test Conditions                   |
| V <sub>IH</sub>     | Logic "1" Input Voltage                                      | 6.4   | _    | _    |       | V <sub>CC</sub> = 10V             |
|                     |  | 9.5   | _    | _    |       | V <sub>CC</sub> = 15V             |
|                     |  | 12.6  | _    | _    | V     | V <sub>CC</sub> = 20V             |
| V <sub>IL</sub>     | Logic "0" Input Voltage                                      | _     | _    | 3.8  | V     | V <sub>CC</sub> = 10V             |
|                     |  | _     | _    | 6.0  |       | $V_{CC} = 15V$                    |
|                     |  | _     | _    | 8.3  |       | V <sub>CC</sub> = 20V             |
| VoH                 | High Level Output Voltage, VBIAS - VO                        | _     | _    | 100  | mV    | I <sub>O</sub> = 0A               |
| V <sub>OL</sub>     | Low Level Output Voltage, VO                                 | _     | _    | 100  | 1110  | I <sub>O</sub> = 0A               |
| I <sub>LK</sub>     | Offset Supply Leakage Current                                | _     | _    | 50   |       | $V_{B} = V_{S} = 600V$            |
| I <sub>QBS</sub>    | Quiescent V <sub>BS</sub> Supply Current                     | _     | 50   | 240  |       | $V_{IN} = 0V \text{ or } V_{CC}$  |
| Iqcc                | Quiescent V <sub>CC</sub> Supply Current                     | _     | 70   | 340  | μΑ    | $V_{IN} = 0V \text{ or } V_{CC}$  |
| I <sub>IN+</sub>    | Logic "1" Input Bias Current                                 | _     | 20   | 40   |       | V <sub>IN</sub> = V <sub>CC</sub> |
| I <sub>IN-</sub>    | Logic "0" Input Bias Current                                 | _     | _    | 1.0  |       | V <sub>IN</sub> = 0V              |
| V <sub>BSUV+</sub>  | V <sub>BS</sub> Supply Undervoltage Positive Going Threshold | 7.6   | 8.6  | 9.6  |       |                                   |
| V <sub>BSUV</sub> - | V <sub>BS</sub> Supply Undervoltage Negative Going Threshold | 7.2   | 8.2  | 9.2  | V     |                                   |
| V <sub>CCUV+</sub>  | V <sub>CC</sub> Supply Undervoltage Positive Going Threshold | 7.6   | 8.6  | 9.6  | ľ     |                                   |
| V <sub>CCUV</sub> - | V <sub>CC</sub> Supply Undervoltage Negative Going Threshold | 7.2   | 8.2  | 9.2  |       |                                   |
| I <sub>O+</sub>     | Output High Short Circuit Pulsed Current                     | 200   | 250  | -    |       | $V_O = 0V$ , $V_{IN} = V_{CC}$    |
|                     |  |       |      |      | mA    | PW ≤ 10 μs                        |
| I <sub>O</sub> -    | Output Low Short Circuit Pulsed Current                      | 420   | 500  | _    | 11174 | $V_0 = 15V, V_{IN} = 0V$          |
|                     |  |       |      |      |       | PW ≤10 μs                         |


## **Functional Block Diagram**



### **Lead Definitions**

| Le     | Lead  |  |  |  |
|--------|---|--|--|--|
| Symbol | Description   |  |  |  |
| Vcc    | Logic and gate drive supply                               |  |  |  |
| IN     | Logic input for gate driver output (HO), in phase with HO |  |  |  |
| COM    | Logic ground  |  |  |  |
| VB     | High side floating supply                                 |  |  |  |
| НО     | High side gate drive output                               |  |  |  |
| ٧s     | High side floating supply return                          |  |  |  |

# **Lead Assignments**



### **Device Information**

| Process & Design Rule |               |              | HVDCMOS 4.0 µm           |  |  |
|-----------------------|---------------|--------------|--------------------------|--|--|
| Transistor Count      |               |              | 114                      |  |  |
| Die Size              |               |              | 70 X 77 X 26 (mil)       |  |  |
| Die Outline           |               |              |                          |  |  |
| Thickness             | of Gate Oxide |              | 800Å                     |  |  |
| Connection            |               | Material     | Poly Silicon             |  |  |
|                       | First         | Width        | 4 µm                     |  |  |
|                       | Layer         | Spacing      | 6 µm                     |  |  |
|                       | ,             | Thickness    | 5000Å                    |  |  |
|                       |               | Material     | AI - Si (Si: 1.0% ±0.1%) |  |  |
|                       | Second        | Width        | 6 μm                     |  |  |
|                       | Layer         | Spacing      | 9 µm                     |  |  |
|                       |               | Thickness    | 20,000Å                  |  |  |
| Contact Ho            | le Dimension  |              | 8 µm X 8 µm              |  |  |
| Insulation L          | _ayer         | Material     | PSG (SiO <sub>2</sub> )  |  |  |
|                       |               | Thickness    | 1.5 µm                   |  |  |
| Passivation           | )             | Material     | PSG (SiO <sub>2</sub> )  |  |  |
|                       |               | Thickness    | 1.5 µm                   |  |  |
| Method of S           | Saw           |              | Full Cut                 |  |  |
| Method of I           | Die Bond      |              | Ablebond 84 - 1          |  |  |
| Wire Bond             |               | Method       | Thermo Sonic             |  |  |
|                       |               |              | Au (1.0 mil / 1.3 mil)   |  |  |
| Leadframe             |               | Material     | Cu                       |  |  |
| Die Area              |               | Die Area     | Ag                       |  |  |
|                       |               | Lead Plating | Pb : Sn (37 : 63)        |  |  |
| Package               |               |              | 8 Lead PDIP / SO-8       |  |  |
|                       |               |              | EME6300 / MP150 / MP190  |  |  |
| Remarks:              |               |              |                          |  |  |




Figure 1. Input/Output Timing Diagram




Figure 2. Floating Supply Voltage Transient Test Circuit




Figure 3. Switching Time Test Circuit




Figure 4. Switching Time Waveform Definition





Figure 5. IR2117 TJ vs. Frequency (IRFBC20)  $R_{GATE} = 33\Omega, V_{CC} = 15V$ 



 $R_{GATE} = 22\Omega, V_{CC} = 15V$ 




Figure 7. IR2117 TJ vs. Frequency (IRFBC40)  $R_{GATE} = 15\Omega, V_{CC} = 15V$ 




Figure 8. IR2117 T<sub>J</sub> vs. Frequency (IRFPE50) RGATE =  $10\Omega$ , Vcc = 15V